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ABSTRACT
The	 investigation of	 the	 performance-limiting mechanisms	 in
large-grain
	 (greater	 than	 1-2
	 mm	 in	 diameter)	 polycrystalline
	 4
silicon was	 continued by fabricating
	 a set of	 "mini-cell"
	 wafers
on	 a	 selection	 of	 10cm
	 x	 10cm	 wafers.	 A	 mini-cell	 wafer
v'
consists	 of	 an	 array	 of	 small	 (approximately
	 0.2cm2
	in
	
area)
t
photodiodes	 which	 are	 isolated
	
from
	
one	 another	 by	 a	 mesa
structure.
t
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The
	 mini-cell	 wafer	 set	 is	 composed
	
of;	 (1)	 three
	
wafers
E from Semix brick 71-OIE near the bottom,
	 in the middle,
	 and near	 =
the	 top;	 (l)	 two	 wafers	 from
	 Semix	 bricks	 C4-108	 and	 C4-116B;
(;I)	 a	 Wacker	 Silso	 wafer;	 and
	
(4)	 a	 single-crystal	 Czochralski
wafer as a control.
The
	 junction
	 capacitance	 of	 each	 mini-cell	 was	 used	 to
Rw
obtain	 the
	 dopant	 concentration,
	
and
	
therefore	 the	 resistivity,
as	 a	 function
	
of	 position	 across	 each	 wafer.	 The	 results
indicate	 that	 there	 is	 no	 significant	 variation
	
in	 resistivity
with	 position	 for	 any	 of	 the	 polycrystalline
	
wafers,	 whether
? Semix	 or Wacker.	 However,
	
the	 resistivity of Semix brick 71-01E
a
did decrease Tightly from bottom to top.
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The shunt conductance of each mini-cell was used to locate
areas on each wafer where the effects of a resistive shunt on
any additional electrical measurements can be ignored. The
results show that each wafer has areas of contiguous mini-cells
in which the values of shunt conductance are less than that
which would affect the open-circuit voltage or the fill-factor.
However, the dimensions and the location of these "low
conductance" areas vary from wafer-to-wafer and with position in
the brick.
rer.
An effort was begun to investigate the usefulness of a
Awl	 high-temperature heat treatment in order to getter possible
minority-carrier lifetime-killing impurities from the bulk.
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DESCRIPTION OF PROJECT
The purpose of this program is to determine the mechanisms
affecting the conversion efficiency of polycrystalline silicon
solar cells and, once knowing these mechanisms, to develop solar
cell fabrication processes that take full advantage of its
potential as a photovoltaic material. The primary emphasis of
this work is on large-grain polycrystalline silicon as supplied
by Semix, Inc. However, the results of this work are generic
and will be applicable to all polycrystalline silicon materials.
G
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FIGURE 8.	 Resistivity as a
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FIGURE 9. Resistivity	 as	 a	 function
	
of	 position;
Wacker Silso wafer.
FIGURE 10. Theoretical	 solar	 cell	 I-V
	
curves	 as	 a
function of shunt conductance.
FIGURE 11. Shunt map of single-crystal (control) wafer.
FIGURE 12. Shunt	 map	 of	 bottom	 wafer	 from	 Semix	 brick
no.	 71-01E.
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FIGURE 14. Shunt	 map	 of	 top	 wafer	 from	 Semix brick	 no.
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FIGURE 15. Shunt	 map	 of	 middle	 wafer	 from	 Semix	 brick
u no.	 C4-108.
FIGURE 16. Shunt	 map	 of	 middle	 wafer	 from	 Semix	 brick
tw
no.	 C4-116E.
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FIGURE 17. Shunt map of Wacker Silso wafer.
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I.	 INTRODUCTION
This report summarizes the progress achieved during the
fourth quarter of a program to determine the mechanisms
affecting the conversion efficiency of polycrystalline silicon
solar cells and, once knowing these mechanisms, to develop solar
cell fabrication processes that take full advantage of its
^n
poten'Cial as a photovoltaic material.
Section II of this report summarizes the results that have
been obtained by fabricating an array of small (approximately
0.2 cm2 ) photo-diodes across several 10cm x 10cm wafers. The
variation of the resistivity and the shunt conductance as a
function of position across a selection of polycrystalline
wafers is presented.
In Section III an experiment to evaluate the usefulness of
t
damage gettering to improve the solar cell characteristics,
specifically the short-circuit current, is described.
' The conclusions to date on the mechanisms limiting the
performance of polycrystalline silicon as a solar cell material
are summarized in Section IV.
r
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II. MECHANISMS LIMITING THE PERFORMANCE OF POL'wCRYSTALLINE
f	 SILICON SOLAR CELLS
A.	 Mini-Cell Wafer Fabricatton
r.
During	 the	 previous quarter,	 two potential
	
process
sequences for fabricating the mini-cell wafers were evaluated
t
C1]. A mesa etch isolation scheme was eventually chosen because
of its relative insensitivity to processing variables when
compared to an alternate process sequence that required an oxide
='	 diffusion mask for isolation.
1
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During this quarter, a set of mini-cell wafers was
fabricated using the mesa etch isolation process sequence
described below and shown in Figure 1. The wafers, which were
10cm x 10cm in size, were chemically polished using a CP-type
etch to a thickness of 250 microns, then diffused with
phosphorus to a surface resistivity of 80 ohms/[]. 	 Individual
r	
test cells were isolated fom one another by etching away
T approximately 10 um of silicon between the cells resulting in a
mesa diode structure. A P + layer on the back side of the wafer
was formed by alloying aluminum into the wafer. Front contact
pads were deposited by evaporating Ti/Pd over photoresist which
"T"
had been photolithographically patterned. Undesired metal was
removed using a lift-off technique. The back contact consisted
{
of a full-coverage Ti/Pd layer. Silver was then electroplated
onto the Ti/Pd metallization, and the contacts were sintered.	 s±
2
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FIGURE 1. PROCESS SEQUENCE FOR MESA ETCH ISOLATION
1. Etch 1-3 ohm-cm single crystal, wafer to 250+10 pm thickness. 	
^i
2. Diffusion:	 80 ohm/0
s
3. Mesa Etch Mask:	 Spin Photoresist
Open Window Frame in Resist
4. Mesa Etch (CP-Type, 10 pm Removed)
5. Strip Resist	
3!
i
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6. BSF:	 Aluminum Paste
Bake
Alloy
HC1 Etch
7. Front Metallization:
	 Spin Photoresist
Open Windows For Tabs	 f<
Evaporate Ti/Pd	 L.d
Liftoff	 r
8. Rear Metallization
	 Ti/Pd
9. Electroplate Ag
10. Sinter
3
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The set of mini-cell wafers consists of five poly-
crystalline wafers supplied by Semix, a Wacker Silso poly-
crystalline waxer, and a single-crystal control wafer, Three of
the Semix wafers are from the central portion of an ingot (No.
71-01E) near the bottom, in the middle, and near the top. The
s	 remaining two Semix wafers are from the middle of two additional
bricks (Nos. C4-108 and C4--116B). The single-crystal control
wafer is Czochralski-grown with a resistivity of 1,2 ohm-cm,
which is approximately the same as that of the polycrystalline
wafers,
I
B.	 Variation of Resistivity With Position
Assuming that the diffused junction is abrupt, the dopant
concentration of the base, and therefore the bulk resistivity,
may be experimentally determined by measuring the capacitance,
(C) as a function of reverse bias (V), then determining the
slope of a curve of 1/C 2 versus V (2]. The dopant
concentration, N, is given by the relation
N = 2 /geSieo$
where g is	 the	 electronic charge,g	 ► e	 is	 the	 relative dielectricsi
constant of	 silicon,	 co is	 the permittivity	 of	 free	 space,
and S is the slope of the 1/C 2 versus V curve. Knowing the
boron dopant concentration, the bulk resistivity is found by use
of a curve of resistivity as a function of boron concentration
in silicon (3).
4
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While	 the
	
above	 technique	 is	 rather	 straightforward,
	
it	 is
also	 very	 tedious,	 particularly
	 if	 one	 anticipates	 evaluating
400
	
cells	 per	 10cm	 x	 10cm wafer.	 In	 order	 to make	 it; posp.,rikste
to	 determine	 the	 spatial	 variation
	 of	 resistivity	 for	 the
- mini-cell
	
wafers,	 a	 simpler	 technique	 for	 determining	 the
resistivity	 from	 junction	 capacitance	 data	 was	 necessary.	 This
technique	 involved	 the	 measurement	 of	 the	 junction	 capacitance
with	 no	 bias,	 then	 using	 a	 calibration	 curve	 of	 junction
capacitance
	
(at V	 = 0)	 as	 a	 function of	 resistivity to uniquely
determine
	 the	 resistivity.	 Such	 a	 calibration
	
curve	 can	 be
- developed
	
by	 using	 the
	
above	 equation	 with	 the	 previously
mentioned
	
resistivity	 versus	 dopant
	
concentration	 curve,	 and	 by
assuming:	 (1)	 an	 abrupt	 PN	 junction;	 (2)	 no	 deviation	 of	 the
v"Q pAt 	of	 C	 at V=0	 from the	 l/C 2	versus V curve;	 and	 (3)	 carrier
mobilities	 in	 polycrystalline
	 silicon	 which	 are	 equal	 to	 those
-
in	 single-crystal	 silicon.
	
The	 resultant	 calibration	 curve	 of
junction
	
capacitance	 (at	 V	 =	 0)	 versus	 resistivity	 is	 shown	 in
r.-
Figure	 2.	 Using	 this	 curve,	 a	 single	 capacitance	 measurement,
rather	 than	 several,
	
is	 adequate	 to	 determine	 the	 base
resistivity with good accuracy.
The	 junction	 capacitance	 measurement	 was	 made	 using	 a
General	 Radio	 1672-A	 Automatic	 Capacitance	 Bridge
	 whose
oscillator	 voltage	 is	 100mV
	
with	 the	 cell	 in	 the	 dark	 and	 with
no	 bias.	 The	 results	 for
	 the	 mini--cell
	 wafers	 showing	 the	 4
`
derived
	 base	 resistivity,	 in	 ohm-cm,	 as	 a	 function	 ofy 	 position
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FIGURE 2.. Junction capacitance as a function of
resistivity; bias voltage = 0 V.
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in the middle, and from 1.3 to 1.7 ohm-cm near the top. There
is a slight trend toward lower resistivity from bottom to top.
There is a much higher incidence of cells with shunt
conductances greater than 1 mmho for cells from the bottom than
for cells from the middle or from the top. This makes analyzing
the spatial variation of resistivity difficult for the wafer
near the bottom. However, the resistivity data of the remaining
two wafers indicates that there is no particular pattern to the
spatial variation of resistivity.
The results for the wafer from the middle of brick C4-108
are shown in Figure 7. Like the bottom of brick 71-01E, this
wafer has large areas of cells with shunt conductances greater
than l mmho; it is not possible to determine the spatial
variation of resistivity across this wafer.
In contrast, Figure 8 gives the results for a wafer from
the middle of brick C4-1168. Only a very few mini--cells have
shunt conductances greater than 1 mmho; the resistivity ranges
from 2.0 to about 2.5 ohm-cm, which is fairly uniform. As
before, there is no discernable pattern.
Figure 9 shows the results for a Wacker Silso wafer. Only
a few cells have shunt conductances which are greater than 1
mmho. The resistivity varied from 1.4 to 1.7 ohm-cm with no
pattern.
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In summary, the resistivity of the Semix wafers from brick
71--01E tends to decrease from bottom to top. And there was no
significant variation in resistivity across any of these poly-
crystalline wafers, whether Semix or Wacker.
C.	 Variation of Shunt Conductance With Position
Tile second part of the capacitance/ conductance measurement,
the junction conductance, is helpful in evaluating the validity
of all other electrical and electro-optical
 measurements
performed on the cell. The shunt conductance may be a function
of the silicon material, it may be related only to processing,
or it may be controlled by a combination of both. Therefore,
electrical measurements that are intended to characterize the
material, such as dark X-V characteristics, quantum yield, and
light-spot scanning, must be performed on cells with low values
of	 shunt	 conductance,	 to	 preclude	 the	 possibility	 of
characterizing the processing, instead of the material.
The effect of shunt con-ductance on the current-voltage
(T-V) curve of a solar cell that has been modelled by a single
ideal diode (exponent n-Factor of 1) and nu series resistance is
shown in Figure 10. Appendix A describes the particulars, but
of significance is that the open-circuit voltage and the fill-
factor are essentially unaffected by shunt conductances less
than 1 mmho/cm2.
16
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rMaps	 of	 low	 shunt	 conductance	 mint-cells	 (that
	
is,
	 mini-
cells	 whose	 shunt	 conductance	 is	 less	 than	 1	 mmho/cm2 )	 on	 each
wafer,	 Figures
	 11	 to	 17,	 were	 prepared	 to	 locate	 those	 areas
f where	 additional	 measurements	 will	 be	 assured	 to	 electrically
characterize	 the	 material.	 Since	 the	 Junction	 area	 of	 the `#
u
mini-cells	 is	 about	 0.2cm2 ,	 only	 these	 mina-cells	 whose	 shunt
t conductance	 is	 less	 than	 0.2	 mmho	 are	 included,	 and	 these	 are 'f
u
indicated	 by	 the	 shaded	 areas.	 The	 diagonally-striped	 mini-
cells	 are	 incomplete
	
cells,	 which	 usually	 occur
	
along	 the	 edge
n
tr
of the wafer.
Figure	 11	 shows	 the	 low	 shunt	 conductance	 areas	 on	 the
F
t
{
ri
single-crystal	 control	 wafer,
	
which	 was	 cracked
	
during
processing
	
from
	
the	 bottom
	
left	 to	 the	 top	 right	 corner,	 as
,- shown	 by	 the	 band	 of	 shunted	 cells.	 Also	 evident	 are	 isolated
a cells	 with	 high	 shunt	 conductance,	 many	 of	 which	 are	 marginally
i high.	 Those	 between	 0.2	 and	 0.4	 mmho	 are	 indicated	 by	 an
asterisk.
	
Those	 cells	 with	 shunt	 condudl:ances	 greater	 than	 0.4
mmho	 may	 have	 some:	 process-related	 impurity	 penetrating
	
the
u.
Junction.
	
However,	 since
	
these	 cells	 will	 be	 excluded	 from
further	 electrical	 measurements,	 any	 processing	 difficulties
that
	 did
	
occur	 do	 not	 compromise	 the	 intent	 of	 this	 work.	 The
L occurrence	 of	 high
	
values
	 of	 shunt
	
conductance	 in	 the	 single-
.
{ crystal	 mini-cells	 do,	 however,	 indicate	 that	 the	 high	 shunt
conductance	 of	 a	 polycrystalline	 mini-cell	 is	 not	 necessarily
due	 to	 the	 material.	 But,	 the	 presence	 of	 large	 areas	 of
18
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FIGURE 11.	 Shunt map of single-crystal (control) wafer.
Shaded areas indicate shunt conductances less
than 1 mmho/cm ') 	Cells with asterisks have shunt
conductances between 1 and 2 mmho/cm2. Unshaded
cells have shunt conductances greater than I
mmho/CM 2 . Striped cells are incomplete.
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contiguous mini-cells with high shunt conductance is probably
indicative of a material-related, shunt-causing defect intrinsic
to the material.
Figures 12, 13, and 14 show the shunt conductance maps for
wafers from near the bottom, in the middle, and near the top,
respectively, of brick 71-01E. There are very few mini-cells on
the bottom wafer which have values of shunt conductance less
than 0.2 mmho; the total number of low conductance (less than
0.2 mmho; that is, 1 mmho/cm 2 ) mini-cells per wafer increases
from bottom to top. The bottom wafer has a low conductance area
which is 24 percent of the cells; low conductance cells comprise
39 percent of the middle wafer; and the top wafer contains 66
percent low conductance cells. This result shows that a
material from the top of this particular brick yields diffused
junctions which have lower values of shunt conductance. These
results also indicate that further electrical measurements to
characterize this material should be limited to a small area on
the bottom wafer, and to several larger areas on the middle
wafer; the top wafer has a large number of low shunt conductance
cells, and therefore has many large areas of material which can
be used for additional electrical measurements.
r
i
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Figure 15 shows a similar map for the wafer from brick
C4-108. There are only a few cells with values of shunt
conductance less than 0.2 mmho. Figure 16 shows the map for the
wafer from brick C4-116 1
 which has many large areas of low shunt
conductance cells, about 64 percent of the mini-cells.
The shunt conductance map for the Wacker Silso wafer is
shown in Figure 17. About 45 percent of the mini-cells have low
shunt conductance, and they are located in several scattered
areas.
Additional electrical measurements can be made on the
Wacker wafer and the wafer from brick C4-116; it will be more
difficult to make meaningful electrical measurements on the
wafer from brick C4-108.
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Figure 15.	 Shunt map of middle wafer from Semx brick C4-108.
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Figure 16.	 Shunt map of middle wafer from Semix brick
C4-116B.
26
A
ORIGINAL PAce F.9
OF POOR QUALITY
li z
4
Figure 17.	 Shunt map of Wacker Silso wafer.
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III. PROCESSES TO IMPROVE THE PERFORMANCE OF POLYCRYSTALLINE
SILICON SOLAR CELLS - DAMAGE GETTERING
J
	
	
Results from the thickness-resistivity matrix indicated
that the short-circuit current of the thicker polycrystalline
j	 cells is consistently five to ten percent lower than that of the
cells fabricated from Czochralski single-crystal silicon that
were used as controls for this experiment.	 In looking at the
it
rt ,
effect of thickness on cell I-V characteristics, the short-
circuit current of the polycrystalline cells was found to
saturate at a thickness that was less than that of the single-
f'	 crystal (control) cells. The short-circuit current of the 1 to
n
2 ohm-cm polycrystalline cells saturated at a thickness of about
100 microns; the short-circuit current of the. 1.7 ohm-cm single
i ¢ crystal	 (control)	 cells saturated at a thickness of 150
ti microns. All of these results indicate that the polycrystalline
silicon is presently characterized by a minority carrier
diffusion length that is shorter than that of Czoohralski
.!	 single-crystal silicon.j
R
i^b, The	 cause of	 the	 shorter	 minority carrier	 diffusion lengths
in	 polycrystalline	 silicon	 has	 not been	 unequivocably
identified,	 but	 one	 possibility	 is	 that	 this degradation is due
to	 a	 minority-carrier	 lifetime-killing impurity.	 It may	 be
possible,
	 if	 this	 indeed	 is	 the	 case, to	 improve	 the short-
J
RP
circuit	 current	 of	 polycrystalline	 cells by	 removing some	 of
YS ^
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this impurity. This type of improvement has been observed for
f
the case of metallurgical grade silicon upan annealing wafers at
a temperature high enough to allow the dej.ading impurities to
diffuse to a surface with a high dislocation density. The
procedure, called damage gettering, was reported by Saitoh,
et.al . [4], to result in a minority carrier diffusion length
increase from 11 microns to 16 microns in twice-pulled
Czochralski single-crystal wafers that had metallurgical grade
silicon as the starting material.
re
An	 experiment	 to	 invFrstigate	 the	 usefulness	 of	 damage
gettering
	 to	 improve	 the	 short-circuit	 current	 of	 cast	 poly-
l4
cvystalline	 silicon	 was	 designed	 and	 begun.	 For	 this
experiment,	 a	 number	 of	 closely-matched	  
	
lOcm
	
x	 lOcm	 poly-
crystalline
	
silicon
	
wafers	 were	 etched	 using	 a	 CP-type	 etch	 to
u, thicknesses	 of	 200,	 250,	 300,	 and	 350	 microns,	 then	 quartered.
Damage	 to	 one	 side	 of	 each	 5cm	 x	 5cm	 quarter	 wafer	 was
introduced	 by	 sand-blasting	 with	 320	 mesh	 aluminum	 oxide
particles for 30 seconds.
i
3
One	 quarter	 wafer	 of	 each	 thickness	 will	 be	 annealed	 in
'f
flowing
	
dry	 nitrogen	 at	 1000 0C	 for	 0,	 1,	 5	 and	 25	 hours.	 A 5cm
x	 5cm	 single-crystal	 Czochralski	 control	 wafer	 is	 being	 co-
processed
	 with	 each	 polycrystalline	 quarter	 wafer	 in	 order	 to
t
monitor	 the processing.
ff
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After annealing, the wafers will be etched in a CP-type
etch to remove the surface damage, then prepared for measurement
of "photoconductive decay time" using the microwave photo-
conductivity decay technique [5). This measurement should
provide an early indication of any major change in bulk
properties. All wafers will then be fabricated into 2cm x 2cm
solar cells using a high-efficiency process (6) in order to
characterize the effect of the damage gettering on both the
light and dark T-V characteristics.
4
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3TV. CONCLUSIONS
Analysis of the results of the thickness
-resistivity matrix
J that was fabricated during the first three quarters of this
program indicated that the open -circuit voltage and the fill-
factor of the 4 cm2
 solar cells fabricated from large-grain
E (greater than 1--2 mm diameter) polycrystalline silicon) had
substantial amounts of scatter which were not related to the
main experimental variables - thickness and bulk resistivity.
The scatter in the values of open-circuit voltage and
fill-factor implies that there is an additional performance-
limiting mechanism which may not be strongly associated with
bulk properties. The degradation of these parameters appears to
n.
have a spatial nature and may be related to the grain structure
since the grain boundary conteu:t of any particular cell on a
f
U	 wafer was not controlled.
Therefore, an additional experiment which consists of
fabricating and testing an array of small photodiodes across a
10cm x 10cm wafer was designed to determine, first, the location
of cells with degraded T-V parameters, and, second, the
E
	 fundamental cause of the degradation.
	 The work this quarter
consisted of fabricating a selection of polycrystalline silicon
^u
i
	
wafers, both Sem.ix UCP and Wacker Silso, into mini-cell wafers
using a mesa structure for diode-to-diode isolation.
I^G1
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Junction capacitance and shunt conductance measurements on
all mini-cell wafers were completed. The Junction capacitance
was used to evaluate the variation of the resistivity with
position across the wafers. There was no significant variation
in resistivity across any polycrystalline wafer, whether Semix
or Wacker. The measured values of shunt conductance were used
to locate areas on each wafer where the performance of the mini-
cells is not affected by the presence of any resistive shunt,
which might be associated with a defect introduced by
processing. Each wafer has areas of contiguous mini-cells in
which the values of shunt conductance are less than the value
that would affect the open-circuit voltage or the fill-factor.
However, the amount and the location of these "low-conductance"
areas varies from wafer-to-wafer, and with position in the
brick. For a particular brick analyzed, Semix No. 71-01E, the
total number of low conductance cells increased from bottom to
top.
The rasu1ts of the thickness-resistivity matrix also
indicated that the light-generated current in large-grain
polycrystalline silicon is dominated by recombination of
photogenerated minority carriers in the bulk, as opposed to
recombination at the grain boundaries. Hence, improvements in
the short-circuit current of solar cells fabricated from large-
grain polycrystalline silicon will follow if the sources of
recombination in the bulk are eliminated.
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	 An effort was begun to investigate whether a damage
gettering process can be used to reduce the sources of
r.= , recombination in the bulk, improve the minority carrier
,E
diffusion length, and increase the short-circuit current. A
number of polycrystalline wafers will be annealed at 1000 0C for
rE
1, 5 1 and 25 hours. These heat--treated wafers will be analyzed
and fabricated into 2cm x 2cm solar cells during the next
u
quarter, and compared to cells fabricated on un-annealed wafers.
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APPENDIX A
i
THEORETICAL ANALYSIS OF THE EFFECT OF SHUNT
CONDUCTANCE ON SOLAR CELL OUTPUT POWER
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THEORETICAL ANALYSIS OF THE EFFECT OF SHUNT CONDUCTANCE
ON SOLAR CELL OUTPUT POWER
The simplest solar cell equation, excluding the effects of series
resistance and shunt conductance, is given by the expression:
I " Io [exp (V/R) - 1] - IL	(1)	
I
where I is the output current of the cell, Io is the reverse saturation
current, $ is a constant which at room temperature is approximately equal to
26 mV, V is the output voltage, and 1L is the light-generated current. Though
simple in form, this equation is generally adequate to describe the
current-voltage (I-V) curve of most silicon solar cells, whether single
crystal or polycrystalline. The effect of a shunt conductance may be included
by modifying Equation (1) to:
I . Io [exp (V/S) - 11 - IL + VGs	 (2)
where Gs is the shunt conductance. The additional term, VG, ' will act to
reduce the output current at a given voltage since the sign of IL and the sign
of VG, are opposite. The reduction in output current increases as either the
value of the shunt conductance or the voltage increases. Hence the
characteristic shape of the I-V curve of a shunted solar cell is a sloped,
rather than flat, line near the short -circuit current point.
R
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si	
In order to get an appreciation of the effect of shunt conductance on a 	
F
e
solar cell I-V curve, Equation 2 was used to generate a series of I-V curves,
4
shown in Figure 1, for various values of shunt conductance, all other
uparameters being constant. The light--generated current, IL, for a typical
100cm2 semicrystalline silicon solar cell with nickel-solder metallization is
2.5A • the value of Io was chosen to be 5 x 10-10A. Values of shunt
n-
conductance were chosen to be 0.0, 0.1 0 0.2, 0.5, and 1.0 mho.
It is clear, from looking at the curves in Figure 1, that the output
power of the cell is dependent on the value of the shunt conductance. In
fact, the decrease in output power is roughly proportional to the shunt
conductance; a shunt conductance of 0.2 mho will result in a power loss of
approximately four percent while a shunt conductance of 0.5 mho increases the
power loss to approximately eleven percent. However, a shunt conductance of
less than 0.1 mho (equivalent to a shunt resistance of 10 ohms and greater)
will account for at most a loss of three percent of the maximum theoretically
possible output power. For shunt conductances less than 0.1 mho on a 100cm2
solar cell, very little power is lost through the shunt; therefore, very
little is gained in output power by decreasing the shunt conductance below 0.1
mho for a 100cm2 cell.
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Figure 1.	 Theoretical solar cell I-V curves as a function of shunt
conductance, Gs.
	 Io	 5 x 10-10 A;	 IL	 2.5 A.
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